Continuous and Procedural Assignments Quiz
Continuous and Procedural Assignments Quiz

Continuous and Procedural Assignments Quiz

❓
🔗  The keyword used for multiplying two bits in the form of gates is
❓
🎯 The symbol used for bitwise AND operation is
❓
📚 The default value for reg data type is
❓
💡 The symbol used for Logical AND operation is
❓
🏫 If a =1 , assign y=(a==2'b11) then value of y will be 
❓
✏️ What are the possible values of == operator
❓
⏳ If x=4'b1100 then x<<2 is
❓
🖇 If A=4'b1010 and B=4'b1100 then A&B
❓
♟️ If A=1'b1, B=2'b01, C=2'b00 y={4{A},2{B},C} equals
❓
🏅If A=1'b1, B=2'b01, C=2'b00 then y= {A,B[0],C[1]} equals
  1. What does a continuous assignment in Verilog begin with? A) always B) initial C) assign D) module
    • Answer: C) assign
  2. Which Verilog statement is used for procedural assignments? A) assign B) always C) module D) wire
    • Answer: B) always
  3. Which of the following is a feature of procedural blocks? A) They execute continuously B) They are initialized at the start of simulation C) They execute sequentially D) They cannot contain loops
    • Answer: C) They execute sequentially
  4. How is a delay specified in a continuous assignment? A) Using the delay keyword B) With the # symbol followed by the time C) By the @ symbol D) Delay cannot be specified in continuous assignments
    • Answer: B) With the # symbol followed by the time
  5. What is the main difference between blocking and non-blocking assignments? A) Blocking assignments allow parallel execution B) Non-blocking assignments use the = symbol C) Blocking assignments execute sequentially D) Non-blocking assignments cannot be used in procedural blocks
    • Answer: C) Blocking assignments execute sequentially
  6. In which type of assignment is the use of <= (non-blocking assignment) preferred? A) Continuous assignments B) Inside initial blocks C) Inside always blocks for sequential logic D) For declaring module inputs
    • Answer: C) Inside always blocks for sequential logic
  7. How are multiple assignments handled in a non-blocking assignment scenario? A) They are executed in parallel B) They are executed sequentially C) They are ignored D) Only the last assignment is executed
    • Answer: A) They are executed in parallel
    • What does a continuous assignment in Verilog do?
      • A) Executes once when the simulation starts
      • B) Continuously updates the left-hand side with the value of the right-hand side
      • C) Is used inside procedural blocks
      • D) Stops executing when a condition is met
      • Answer: B
    • Which operator is used for continuous assignments in Verilog?
      • A) <=
      • B) :=
      • C) =
      • D) assign
      • Answer: D
    • What is the main purpose of procedural blocks in Verilog?
      • A) To assign continuous values to wires
      • B) To execute a sequence of statements
      • C) To create modules
      • D) To declare variables
      • Answer: B
    • In Verilog, what is the primary use of the always procedural block?
      • A) To initialize variables
      • B) To model combinational logic
      • C) To model sequential logic
      • D) To perform continuous assignments
      • Answer: C
    • Which statement is true about non-blocking assignments in Verilog?
      • A) They use the = operator
      • B) They execute sequentially
      • C) They are used in combinational logic
      • D) They allow parallel execution of statements
      • Answer: D
    • What is the purpose of the initial procedural block in Verilog?
      • A) To execute statements continuously
      • B) To perform initialization at the beginning of simulation
      • C) To model combinational logic
      • D) To declare variables
      • Answer: B
    • How do blocking assignments in procedural blocks differ from non-blocking assignments?
      • A) Blocking assignments allow concurrent execution
      • B) Non-blocking assignments use the = operator
      • C) Blocking assignments execute statements sequentially
      • D) Non-blocking assignments are used for continuous assignments
      • Answer: C
      • What is the primary use of continuous assignments in Verilog? A) To initialize variables B) To create procedural blocks C) To drive values onto wires D) To instantiate modules
        • Answer: C) To drive values onto wires
      • Which Verilog operator is used for continuous assignments? A) # B) = C) <= D) assign
        • Answer: D) assign
      • What type of logic is typically modeled using continuous assignments? A) Sequential logic B) Combinatorial logic C) State machines D) Clock generation
        • Answer: B) Combinatorial logic
      • What type of assignments are primarily used within procedural blocks? A) Continuous assignments B) Procedural assignments C) Instantiations D) Configurations
        • Answer: B) Procedural assignments
      • Blocking assignments in Verilog are denoted by which symbol? A) = B) # C) <= D) >
        • Answer: A) =
      • Non-blocking assignments in Verilog use which symbol? A) = B) # C) <= D) >
        • Answer: C) <=
      • In procedural blocks, non-blocking assignments are used to: A) Ensure sequential execution B) Model combinational logic C) Allow simultaneous updates of variables D) Initialize variables
        • Answer: C) Allow simultaneous updates of variables